Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

An error control code scheme for multilevel Flash memories

By: Micheloni, R.; Khouri, O.; Gregori, S.; Torelli, G.;

2001 / IEEE / 0-7695-1242-9


This item was taken from the IEEE Conference ' An error control code scheme for multilevel Flash memories ' Presents a new scheme for error control coding in multilevel Flash memories. The n bits stored in a single memory cell are organized in different ""bit-layers"", which are independent from one another. Error correction is carried out separately for each bit-layer. The correction of any failure in a single memory cell is therefore achieved by using a simple error control code (ECC) providing single-bit correction, regardless of the number of bits stored in a single cell. This greatly simplifies the encoding and decoding circuits and minimizes the impact of ECC time overhead on memory access time. Moreover the same encoding/decoding circuit and check cells are used with multilevel memories working at a variable number of bits per cell.