Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

Fully Depleted Polysilicon TFTs for Capacitorless 1T-DRAM

By: Yang-Kyu Choi; Sung-Jin Choi; Dong-Il Moon; Sungho Kim; Jin-Woo Han; Dong-Hyun Kim; Seong-Wan Ryu; Chung-Jin Kim;

2009 / IEEE

Description

This item was taken from the IEEE Periodical ' Fully Depleted Polysilicon TFTs for Capacitorless 1T-DRAM ' A capacitorless 1T-DRAM is fabricated on a fully depleted poly-Si thin-film transistor (TFT) template. A heavily doped back gate with a thin back-gate dielectric is employed to facilitate the formation of a deep potential well that retains excess holes. An asymmetric double gate (n+ front gate and p+ back gate) shows a wider sensing current window than a symmetric double gate (n+ front gate and n+ back gate). This is attributed to the inherent flatband voltage between the p+ back gate and the channel inducing a deeper potential well, which allows capacitorless 1T-DRAM operation at a low back-gate voltage. The TFT capacitorless 1T-DRAM can be applied for future stackable memory for the ultrahigh density era.