Use this resource - and many more! - in your textbook!
AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.
Bringing NoCs to 65 nm
2007 / IEEE
This item was taken from the IEEE Periodical ' Bringing NoCs to 65 nm ' Very deep submicron process technologies are ideal application fields for NoCs, which offer a promising solution to the scalability problem. This article sheds light on the benefits and challenges of NoC-based interconnect design in nanometer CMOS. The experimental results from fully working 65-nm NoC designs and a detailed scalability analysis are presented. The network on chip (NoC) is a promising solution to the scalability problem. NoCs build upon improvements in bus architecture-for example, in terms of topology design.
Noc-based Interconnect Design
Very Deep Submicron Process Technology
Network On Chip
Deep Submicron Design
On-chip Interconnection Networks
Integrated Circuit Interconnections
Integrated Circuit Design
Cmos Integrated Circuits
Computing And Processing