Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

56 nm pitch copper dual-damascene interconnects with triple pitch split metal and double pitch split via

By: Chen, J.H.-C.; Waskiewicz, C.; Spooner, T.; Clevenger, L.; Colburn, M.; Arnold, J.C.; Haran, B.; Liemann, L.; Huang, E.; Choi, S.; Demarest, J.; Juntao Li; Levin, T.; Boye, C.; Mclellan, E.; Canaperi, D.; Kelly, J.J.; van der Straten, O.; Sankarapandian, M.; Shobha, H.; Mignot, S.; Fan, S.S.-C.; Halle, S.; Chiew-seng Koay; Yongan Xu; Saulnier, N.; Chia-Hsun Tseng; Yunpeng Yin; Mignot, Y.; Beard, M.; Morris, B.; Horak, D.;

2012 / IEEE / 978-1-4673-1137-3

Description

This item was taken from the IEEE Conference ' 56 nm pitch copper dual-damascene interconnects with triple pitch split metal and double pitch split via ' This work demonstrates the building of a 56 nm pitch copper dual damascene interconnects which connects to the local interconnect level. This M1/V0 dual-damascene used a triple pitch split bi-directional M1 and a double pitch split contact (V0) scheme where the local interconnects are with double pitch split in each direction, respectively. This scheme will provide great design flexibility for the advanced logic circuits. The patterning scheme is multiple negative tone development lithography-etch. A memorization layer is utilized in the triple patterned M1 and the double patterned V0 levels, respectively. After transferring the two via levels into the metal memorization layer, a self-aligned-via (SAV) RIE scheme was used to create vias confined by line trenches such that via to line spacing is maximized for better reliability. Seven litho/etch steps (LIP1/LIP2/V0C1/V0C2/M1P1/M1P2/M1P3) were employed to present this revolutionary interconnects.