Use this resource - and many more! - in your textbook!
AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.
A reference-free on-chip timing jitter measurement circuit using self-referenced clock and a cascaded time difference amplifier in 65nm CMOS
2012 / IEEE / 978-1-4673-0772-7
This item was taken from the IEEE Conference ' A reference-free on-chip timing jitter measurement circuit using self-referenced clock and a cascaded time difference amplifier in 65nm CMOS ' This paper demonstrates a reference-free, high-resolution on-chip timing jitter measurement circuit. It combines a self-referenced clock and a cascaded time difference amplifier (TDA), which results in reference-free, high-resolution timing jitter measurement without sacrificing operational speed. The test chip was designed and fabricated in 65 nm CMOS. Measured results of the proposed circuit show the possibility of detecting a timing jitter of 1.61-ps RMS in 820 MHz clock with less than 4% error.
Reference-free On-chip Timing Jitter Measurement Circuit
Cascaded Time Difference Amplifier
Frequency 820 Mhz
Size 65 Nm
Timing Jitter Detection
Semiconductor Device Measurement
High-resolution On-chip Timing Jitter Measurement Circuit
Integrated Circuit Design
Cmos Analogue Integrated Circuits