Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

A low power technology mapping method for Adaptive Logic Module

By: Wei Chen; Nakamura, Y.; Yoshimura, T.; Xiaolin Zhang;

2011 / IEEE / 978-1-4577-1740-6


This item was taken from the IEEE Conference ' A low power technology mapping method for Adaptive Logic Module ' In this paper, we propose a novel mapping method for FPGA with dual-output LUT based logic elements (LEs), aiming for power reduction. Recently, a new kind of LE-Adaptive Logic Module (ALM), which contains a dual-output fracturable LUT instead of traditional single-output K-LUT, is used in Altera's high-end FPGA products to obtain a good trade-off between area and delay. To map a design to ALMs, we introduce a LUT-merging step after K-LUT technology mapping, where the LUTs are merged into ALMs. We propose a max-weight matching based method for the LUT-merging, trying to reduce the number of used ALMs and meanwhile reduce power consumption. Experimental results show that, compared with a previous LUT-merging method for area-optimization, though resulting in a little more ALMs, our low power LUT-merging method improves the power by 7.48%.