Use this resource - and many more! - in your textbook!
AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.
Fully depleted extremely thin SOI technology fabricated by a novel integration scheme featuring implant-free, zero-silicon-loss, and faceted raised source/drain
By: Cheng, K.; Khakifirooz, A.; O'Neill, J.; Doris, B.; Bu, H.; Kozlowski, P.; Sadana, D.; Wang, J.; Di, M.; Herman, J.; Smalley, M.; Levin, T.; Upham, A.; Johnson, R.; Zhu, Z.; Loesing, R.; Li, X.; Holt, J.; Jamison, P.; Seo, S.-C.; Haran, B.; Edge, L.F.; Furukawa, T.; Faltermeier, J.; Li, J.; Zhu, Y.; Adam, T.; Reznicek, A.; Schmitz, S.; Kulkarni, P.; Kanakasabapathy, S.;
2006 / IEEE / 978-1-4244-3308-7
This item was taken from the IEEE Conference ' Fully depleted extremely thin SOI technology fabricated by a novel integration scheme featuring implant-free, zero-silicon-loss, and faceted raised source/drain ' A new integration scheme is presented to solve device and manufacturing issues for extremely thin SOI (ETSOI) technology with high-k/metal gate. Source/drain and extensions are effectively doped by an implant-free process to successfully reduce series resistance below 200&��m. A zero-silicon-loss process is developed to eliminate loss of thin SOI layer during gate and spacer processes, enabling structural demonstration of sub-2nm ETSOI. Even without strain boosters, a remarkable PFET drive current of 550�A/�m is achieved at I
High-k Gate Dielectrics
High K Dielectric Materials
Size 6 Nm To 25 Nm
Physical Gate Length
High K-metal Gate
Extremely Thin Soi Technology
Power Field Effect Transistors
Semiconductor Device Manufacture
Research And Development