Use this resource - and many more! - in your textbook!
AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.
Design and Power Performance Evaluation of On-Chip Memory Processor with Arithmetic Accelerators
By: Takahashi, C.; Sukegawa, N.; Sawamoto, H.; Aoki, H.; Takahashi, D.; Nakamura, H.; Ukawa, A.; Boku, T.; Sato, M.;
2008 / IEEE / 978-1-4244-6466-1
This item was taken from the IEEE Conference ' Design and Power Performance Evaluation of On-Chip Memory Processor with Arithmetic Accelerators ' In this paper, we design an on-chip memory processor with arithmetic accelerators, which are expected to improve power consumption. In addition, we evaluate the power performance of the processor. We propose implementing vector-type arithmetic accelerators and SIMD-type arithmetic accelerators in the on-chip memory processor. The evaluation results obtained using our simulator indicate that the performance of the 4FMAs SIMD-type accelerators is similar to that of the 4FMAs vector-type accelerators on DAXPY, Livermore kernel 1 and 3. However, the performance of the 4FMAs vector-type accelerator exceeds that of the 4FMAs SIMD-type accelerator with respect to matrix multiplication and QCD because of difference in element size of the registers. On Livermore kernel 7, the power performance of the 4FMAs SIMD-type accelerators exceeds that of the 4FMAs vector-type because of register reuse. However, the 16FMAs vector-type accelerators have an advantage in almost all simulations, excluding main memory bandwidth intensive benchmarks.
Quantum Chromo Dynamics
Power Performance Evaluation
On-chip Memory Processor
Simd-type Arithmetic Accelerators
4fmas Simd-type Accelerators
4fmas Vector-type Accelerators
Operating System Kernels
Vector Processor Systems
Vector-type Arithmetic Accelerators