Use this resource - and many more! - in your textbook!
AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.
Advanced gate stacks with fully silicided (FUSI) gates and high-/spl kappa/ dielectrics: enhanced performance at reduced gate leakage
By: Gusev, E.P.; Cabral, C., Jr.; Under, B.P.; Kim, Y.H.; Maitra, K.; Carrier, E.; Nayfeh, H.; Amos, R.; Biery, G.; Bojarczuk, N.; Callegari, A.; Carruthers, R.; Cohen, S.A.; Copel, M.; Fang, S.; Frank, M.; Guha, S.; Gribelyuk, M.; Jamison, P.; Jammy, R.; Ieong, M.; Kedzierski, J.; Kozlowski, P.; Ku, K.; Lacey, D.; LaTulipe, D.; Narayanan, V.; Ng, H.; Nguyen, P.; Newbury, J.; Paruchuri, V.; Rengarajan, R.; Shahidi, G.; Steegen, A.; Steen, M.; Zafar, S.; Zhang, Y.;
2004 / IEEE / 0-7803-8684-1
This item was taken from the IEEE Conference ' Advanced gate stacks with fully silicided (FUSI) gates and high-/spl kappa/ dielectrics: enhanced performance at reduced gate leakage ' The key result in this work is that FUSI/HfSi/sub x/O/sub y/ gate stacks offer both significant gate leakage reduction (due to high-/spl kappa/) and drive current improvement at T/sub inv/ /spl sim/ 2 nm (due to: (i) elimination of poly depletion effect, /spl sim/ 0.5 nm, and (ii) the high mobility of HfSi/sub x/O/sub y/). We also demonstrate that threshold voltage for both PFETs and NFETs can be adjusted from midgap to the values of Vt(PFET)/spl sim/ -0.4 V and Vt(NFET) /spl sim/ + 0.3 V by poly-Si predoping by implantation (Al or As) and FUSI alloying. Significantly improved charge trapping (V/sub t/ stability) was found in the case of NiSi/ HfSi/sub x/O/sub y/ compared to the same gate electrode with HfO/sub 2/ dielectric.
Field Effect Transistors
Hfsi/sub X/o/sub Y/
Fully Silicided Gates
Gate Leakage Reduction
Drive Current Improvement
Poly Depletion Effect
High-k Gate Dielectrics
Research And Development