Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

Interconnect technology and design implications for future ASIC and system-on-a-chip (SOC) implementations

By: Gutmann, R.J.; Graves, R.J.; Chan, K.;

1999 / IEEE / 0-7803-5217-3

Description

This item was taken from the IEEE Conference ' Interconnect technology and design implications for future ASIC and system-on-a-chip (SOC) implementations ' Back-end-of-the-line (BEOL) interconnect technology is undergoing a rapid transformation as a result of the projected impact on IC performance at decreasing minimum feature sizes. As a result, design complexity is becoming the gating item in leading edge IC products, leading to increasing design reuse of IC functional building blocks (i.e. macrocells and intellectual property (IP) cores), particularly for advanced application specific ICs (ASICs) and system-on-a-chip (SOC) implementations. Virtual Design Environment (VDE) software developed for complex printed circuit boards will expand to the chip level as SOC implementations (and advanced ASICs) incorporate increasing use of IP cores and increasingly complex wiring designs. IC manufacturing operations will become increasingly involved in providing and licensing IP cores in support of this evolving design methodology.