Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

A 3.5 ns, 500 mW 16 kb BiCMOS ECL RAM

By: Watanabe, A.; Tachibana, S.; Suzuki, M.; Shimohigashi, K.; Nagano, T.; Higuchi, H.; Shukuri, S.;

1989 / IEEE

Description

This item was taken from the IEEE Periodical ' A 3.5 ns, 500 mW 16 kb BiCMOS ECL RAM ' A 16-Kb RAM was designed and fabricated using a 0.5- mu m BiCMOS technology. It has a typical address access time of 3.5 ns. The RAM operates at a supply voltage of -4.5 V and features 500-mW power dissipation. A description is given of two techniques crucial to high-speed, low-power design: a wired -OR precoder combined with a low-power, high-speed level converter circuit and a direct column-sensing circuit with a cascode differential amplifier.<>