Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

29 ps ECL circuits using U-groove isolated SICOS technology

By: Yagi, K.; Kobayashi, T.; Ogiwara, I.; Kure, T.; Tanabe, M.; Tamaki, Y.; Shiba, T.; Nakamura, T.;

1989 / IEEE / 0-7803-0817-4

Description

This item was taken from the IEEE Periodical ' 29 ps ECL circuits using U-groove isolated SICOS technology ' A 0.5- mu m SICOS (sidewall base contact structure) technology is discussed. U-groove isolation technology and 0.5- mu m fabrication technology reduce the transistor size to 60 mu m/sup 2/. The use of a reduced-resistance base polysilicon electrode and a shallow epitaxial layer improves the emitter-coupled logic (ECL) gate delay time by 20% and 30%, respectively. A typical gate delay time of 29 ps and a minimum gate delay time of 27 ps at a switching current of 1.2 mA and an emitter size of 0.4 mu m*2.4 mu m were realized. This U-groove isolated SICOS device is suitable for very-high-speed VLSIs.<>