Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

Contribution of Interface States and Oxide Traps to the Negative Bias Temperature Instability of High-$k$ pMOSFETs

By: Minseok Jo; Hyunsang Hwang; Rino Choi; Hyung-Suk Jung; Seonghyun Kim; Man Chang;

2009 / IEEE

Description

This item was taken from the IEEE Periodical ' Contribution of Interface States and Oxide Traps to the Negative Bias Temperature Instability of High-$k$ pMOSFETs ' Negative bias temperature instability (NBTI) in MOSFETs with high-dielectric-constant (k) gate dielectrics has been investigated using a novel pulse NBTI measurement technique. This technique enabled the separation of the contribution of interface states (N it) from that of oxide traps (N ot) to NBTI behavior by varying the measurement time (t m) and the delay time (t R). The technique was demonstrated on devices fabricated with different postdeposition annealing (PDA) conditions. It was found that, regardless of the PDA condition, the N ot in high-k dielectric was more responsible for the NBTI behavior than the N it, but the contribution of N it to NBTI increased as the stress continued because the generation rate of N it was higher than that of N ot.