Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

Electron trap generation in high-/spl kappa/ gate stacks by constant voltage stress

By: Young, C.D.; Bersuker, G.; Byoung Hun Lee; Barnett, J.; Heh, D.; Peterson, J.J.; Rino Choi; Nadkarni, S.V.;

2006 / IEEE

Description

This item was taken from the IEEE Periodical ' Electron trap generation in high-/spl kappa/ gate stacks by constant voltage stress ' Positive bias constant voltage stress combined with charge pumping (CP) measurements were applied to study trap generation phenomena in SiO 2/HfO2/TiN stacks. Using gate stacks with varying thicknesses of the interfacial SiO2 layer (IL) or high-kappa layer and analysis for frequency-dependent CP data developed to address trap depth profiling, the authors have determined that the defect generation in the stress voltage range of practical importance occurs primarily within the IL on as-grown ""precursor"" defects most likely caused by the overlaying HfO2 layer. The generated traps can be passivated by a forming gas or nitrogen (N2 ) anneal, whereas a postanneal stress reactivates these defects. The results obtained identify the IL as one of the major targets for reliability improvement of high-kappa stacks