Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

Compact modeling of a flash memory cell including substrate-bias-dependent hot-electron gate current

By: Shimizu, S.; Tanizawa, M.; Sonoda, K.; Kotani, N.; Ohji, Y.; Inoue, Y.; Araki, Y.; Eimori, T.; Ishikawa, K.; Kobayashi, S.; Ogura, T.; Kawai, S.;

2004 / IEEE

Description

This item was taken from the IEEE Periodical ' Compact modeling of a flash memory cell including substrate-bias-dependent hot-electron gate current ' We propose a compact model for a Flash memory cell that is suitable for circuit simulation. The model includes a hot-electron gate current model that considers not only channel hot electron injection but also channel initiated secondary electron injection to express properly substrate bias dependence of gate current. Tunneling gate current for erasing is expressed by the BSIM4 tunneling gate current model. Good agreement between measured and simulated results of both programming and erasing characteristics for 130-nm technology Flash memory cells indicates that our model is useful in designing and optimizing circuit for Flash memories.