Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

Learning hardware using multiple-valued logic - Part 1: introduction and approach

By: Jozwiak, L.; Al-Rabadi, A.; Qihong Chen; Foote, D.; Perkowski, M.;

2002 / IEEE

Description

This item was taken from the IEEE Periodical ' Learning hardware using multiple-valued logic - Part 1: introduction and approach ' The authors propose a learning-hardware approach as a generalization of evolvable hardware. A massively parallel, reconfigurable processor speeds up logic operators performed in learning hardware. The approach uses combinatorial synthesis methods developed within the framework of the logic synthesis in digital-circuit-design automation.