Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

A 35 ns cycle time 3.3 V only 32 Mb NAND flash EEPROM

By: Oodaira, H.; Nakamura, H.; Sugiura, Y.; Imamiya, K.; Iwata, Y.; Miyamoto, J.-I.; Momodomi, M.; Narita, K.; Masuda, K.; Araki, H.; Watanabe, T.; Itoh, Y.;

1995 / IEEE


This item was taken from the IEEE Periodical ' A 35 ns cycle time 3.3 V only 32 Mb NAND flash EEPROM ' A 32 Mb NAND type flash EEPROM has been developed with 0.425 /spl mu/m CMOS technology. A 35 ns cycle time is achieved by adopting a pipeline scheme. A boosted word-line scheme and a program verify operation achieving tight threshold voltage (Vth) distribution of programmed cells reduce read-out access time. Multiple block erase operation is realized by adopting erase block registers. All functions are operable with a single 5.3 V or 5 V power supply.