Your Search Results

Use this resource - and many more! - in your textbook!

AcademicPub holds over eight million pieces of educational content for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

Submicrometer n/sup +/-Ge gate AlGaAs/GaAs MISFETs

By: Hirano, M.; Mizutani, T.; Maezawa, K.; Fujita, S.;

1989 / IEEE

Description

This item was taken from the IEEE Periodical ' Submicrometer n/sup +/-Ge gate AlGaAs/GaAs MISFETs ' Submicrometer n/sup +/-Ge gate AlGaAs/GaAs MISFETs have been developed by designing a fabrication process for the n/sup +/-implanted region. The short-channel effect was sufficiently suppressed by lowering the ion-implantation energy down to 50 keV to achieve a standard deviation of threshold voltage as small as 13 mV for 0.5- mu m-gate FETs in a 2-in-diameter wafer. The source resistance was reduced by increasing the annealing temperature to 850 degrees C to obtain a transconductance of 500 mS/mm for a 0.5- mu m-gate FET. Even after annealing at such a high temperature, the quality of the channel layer was maintained at a sufficient level to realize a large cutoff frequency of 70 GHz for a 0.4- mu m-gate FET. A divide-by-four static frequency divider was also fabricated using the above-mentioned fabrication technology. Successful operation at 16 GHz at 300 K was obtained with a divider using 0.9- mu m-gate FETs at a low power dissipation of 36 mW per T-flip-flop.<>