Your Search Results

Use materials by this author in your textbook!

AcademicPub holds over eight million pieces of educational content – such as case studies and journal articles – for you to mix-and-match your way.

Experience the freedom of customizing your course pack with AcademicPub!
Not an educator but still interested in using this content? No problem! Visit our provider's page to contact the publisher and get permission directly.

Author: Sundaresan, R.

Results

Opportunistic Scheduling in Cellular Systems in the Presence of Noncooperative Mobiles
2012 / IEEE
By: El-Azouzi, R.; Altman, E.; Kavitha, V.; Sundaresan, R.;
Spatial SINR Games of Base Station Placement and Mobile Association
2012 / IEEE
By: Altman, E.; Sundaresan, R.; Singh, C.; Kumar, A.;
Further results on geometric properties of a family of relative entropies
2011 / IEEE / 978-1-4577-0595-3
By: Moses, A.K.; Sundaresan, R.;
Asymptotics of the invariant measure in mean field models with jumps
2011 / IEEE / 978-1-4577-1818-2
By: Sundaresan, R.; Borkar, V.S.;
An Asymptotically Optimal Push–Pull Method for Multicasting Over a Random Network
2013 / IEEE
By: Sundaresan, R.; Bhashyam, S.; Swamy, V. N.; Viswanath, P.;
Fair Scheduling in Cellular Systems in the Presence of Noncooperative Mobiles
2014 / IEEE
By: Sundaresan, R.; El-Azouzi, R.; Altman, E.; Kavitha, V.;
Asynchronous Gossip for Averaging and Spectral Ranking
2014 / IEEE
By: Makhijani, R.; Borkar, V. S.; Sundaresan, R.;
Hot-electron degradation of n-channel polysilicon MOSFETs
1988 / IEEE
By: Shichijo, H.; Sundaresan, R.; Banerjee, S.; Malhi, S.;
The characteristics of CMOS devices in oxygen-implanted silicon-on-insulator structures
1988 / IEEE
By: Chen, C.-E.D.; Sundaresan, R.; Mao, B.-Y.; Pollack, G.; Matloubain, M.;
Single-transistor latch in SOI MOSFETs
1988 / IEEE
By: Wei, C.C.; Mao, B.-Y.; Sundaresan, R.; Matloubian, M.; Chen, C.-D.; Pollack, G.P.;
Characterization of leakage current in buried-oxide SOI transistors
1989 / IEEE
By: Matloubian, M.; Mao, B.-Y.; Sundaresan, R.; Pollack, G.P.; Chen, C.-D.;
SOI design for competitive CMOS VLSI
1990 / IEEE
By: Choi, J.-Y.; Fossum, J.G.; Sundaresan, R.;
Rapid thermal hydrogen passivation of polysilicon MOSFETs
1990 / IEEE
By: Sundaresan, R.; Rodder, M.; Tasch, A.; Kwong, D.; Banerjee, S.; Park, K.; Batra, S.;
Modeling of the subthreshold characteristics of SOI MOSFETs with floating body
1990 / IEEE
By: Chen, C.-E.D.; Matloubian, M.; Pollack, G.P.; Sundaresan, R.; Mao, B.-Y.;
Monitoring hot-electron-induced degradation of floating-body SOI MOSFETs
1990 / IEEE
By: Sundaresan, R.; Choi, J.-Y.; Fossum, J.G.;
SOI design for submicron CMOS
1989 / IEEE
By: Sundaresan, R.; Fossum, J.G.; Choi, J.-Y.;
A 1 mu m CMOS/SOI 64 K SRAM with 10 nA standby current
1989 / IEEE
By: Liu, J.; Bailey, W.E.; Matloubiam, M.; Sundaresan, R.; Hite, L.R.; Peterson, A.; Mei, P.; Lu, H.; Houston, T.W.; Blake, T.G.W.; Pollack, G.;
A 0.5- mu m BiCMOS technology for logic and 4 Mbit-class SRAMs
1989 / IEEE / 0-7803-0817-4
By: Wei, C.; Blanton, C.; Eklund, R.; Haken, R.; Scott, D.; Sundaresan, R.; Havemann, R.; Suzuki, T.; Chapman, R.; Tran, H.; Rao, V.; Terazawa, H.; Graham, J.; Rodder, M.; Holloway, T.;
Rapid thermal annealing for H passivation of polysilicon MOSFETs from Si/sub 3/N/sub 4/ overcoat
1989 / IEEE / 0-7803-0817-4
By: Batra, S.; Sundaresan, R.; Rodder, M.; Tasch, A.; Kwong, D.; Maziar, C.; Banerjee, S.; Bhattacharya, S.; Kyono, C.; Park, K.;
Characteristics of full etchstop layer transfer/silicon-on-insulator (FELT/SOI) material
1988 / IEEE
By: Bean, K.; Malhi, S.; Shen, C.C.; Anderson, M.; Sundaresan, R.; Smith, J.; Yeakley, D.; Lindberg, K.; Gopffarth, G.;
Reduction of threshold voltage at the SOI MOSFET sidewalls due to charge sharing with the front and back interfaces
1988 / IEEE
By: Sundaresan, R.; Matloubian, M.; Lu, H.;
Identification and control of edge leakage in mesa-isolated SIMOX MOSFETs
1988 / IEEE
By: Sundaresan, R.; Pollack, G.P.; Peterson, A.; Blake, T.G.W.; Mao, B.; Bailey, W.E.; Chen, C.-E.; Matloubian, M.;
Limitations to fully-depleted SOI structures
1990 / IEEE / 0-87942-573-3
By: Lawrence, R.K.; Sundaresan, R.; Pollack, G.; Shontz, G.J.; Campisi, G.J.;
Planarized aluminum metallization for sub-0.5 mu m CMOS technology
1990 / IEEE
By: Chen, F.S.; Liou, F.T.; Wei, C.C.; Sundaresan, R.; Dixit, G.A.; Lin, Y.S.;
A 0.5 mu m diode load 4 Mb SRAM technology using double-level Al plug metal process
1991 / IEEE / 0-7803-0036-X
By: Hodges, R.L.; Gaskins, W.; Miller, R.O.; Chen, F.S.; Zamanian, M.; Wei, C.C.; Sundaresan, R.; Liou, F.T.; Bryant, F.; Lin, Y.S.; Lu, L.; Stagaman, G.S.; Spinner, C.; Huang, J.; Nguyen, L.; Sagarwala, P.;
Measurement and modeling of the sidewall threshold voltage of mesa-isolated SOI MOSFETs
1989 / IEEE
By: Lu, H.; Sundaresan, R.; Matloubian, M.;
A 0.5/spl mu/m Diode Load 4Mb Sram Technology Using Double-Level Al Plug Metal Process
1991 / IEEE
By: Sundaresan, R.; Wei, C.C.; Liou, F.T.; Bryant, F.; Lin, Y.S.; Hata, W.; Stagaman, G.S.; Spinner, C.; Huang, J.; Nguyen, L.; Sagarwala, P.; Gaskins, W.; Hodges, R.L.; Zamanian, M.; Chen, F.S.; Miller, R.O.;
Robust decoding for non-Gaussian CDMA and non-exponential timing channels
1998 / IEEE / 0-7803-5000-6
By: Sundaresan, R.;
Wafer level monitoring and process optimization for robust via EM reliability
1998 / IEEE / 0-7803-4881-8
By: Cronquist, B.; Lambertson, R.; Issaq, F.; Hawley, F.; McCollum, J.; Shih, C.; Zhao, T.; Sundaresan, R.; Chan, L.; Koh, G.; Say, G.; Liao, M.; Chern, C.; Yang, Z.; Hamdy, E.;
Robust decoding for timing channels
2000 / IEEE
By: Verdu, S.; Sundaresan, R.;
Sequential decoding for the exponential server timing channel
2000 / IEEE
By: Verdu, S.; Sundaresan, R.;
Point process channel and capacity of the exponential server queue
2000 / IEEE / 0-7803-5857-0
By: Sundaresan, R.;
A measure of discrimination and its geometric properties
2002 / IEEE / 0-7803-7501-7
By: Sundaresan, R.;
Characteristics and Three-Dimensional Integration of MOSFET's in Small-Grain LPCVD Polycrystalline Silicon
1985 / IEEE
By: Sundaresan, R.; Chatterjiee, P.K.; Banerjee, S.K.; Shichijo, H.; Malhi, S.D.S.; Hon Wai Lam; Elahy, M.; Womack, R.H.; Hite, L.R.; Shah, A.H.; Richardson, W.F.; Pollack, G.P.;
A slacker coherence protocol for pull-based monitoring of on-line data sources
2003 / IEEE / 0-7695-1919-9
By: Saltz, J.; Parthasarathy, S.; Lauria, M.; Kurc, T.; Sundaresan, R.;
Adaptive polling of grid resource monitors using a slacker coherence model
2003 / IEEE / 0-7695-1965-2
By: Lauria, M.; Sundaresan, R.; Saltz, J.; Parthasarathy, S.; Kurc, T.;
MicroPET performance in the presence of the third gamma
2003 / IEEE / 0-7803-8257-9
By: Converse, A.K.; Roberts, A.D.; Kalin, N.H.; Nickles, R.J.; Dallas, C.B.; Sundaresan, R.; Avila-Rodriguez, M.A.; Dick, D.W.; Barnhart, T.E.; Nye, J.A.;
Assaying and PET imaging of ytrrium-90: 1/spl Gt/34ppm>0
2004 / IEEE / 0-7803-8700-7
By: Barnhart, T.E.; Converse, A.K.; Nye, J.A.; Roberts, A.D.; Nickles, R.J.; Avila-Rodriguez, M.A.; Thomadsen, B.R.; Hammas, R.J.; Dick, D.W.; Sundaresan, R.;
Analysis of minority-carrier transport in polysilicon devices
1982 / IEEE
By: Sundaresan, R.; Fossum, J.G.;
Polysilicon transistors in VLSI MOS memories
1984 / IEEE
By: Shichijo, H.; Malhi, S.D.S.; Chatterjee, P.K.; Lam, H.W.; Womack, R.H.; Sundaresan, R.; Elahy, M.; Banerjee, S.K.; Hite, L.R.; Shah, A.H.; Pollack, G.P.; Richardson, W.F.;
A fully self-aligned stacked CMOS 64K SRAM
1984 / IEEE
By: Hite, L.R.; Malhi, S.D.S.; Sundaresan, R.; Chatterjee, P.K.; Lam, H.W.; Shah, A.H.;
Characteristics and three-dimensional integration of MOSFET's in small-grain LPCVD polycrystalline Silicon
1985 / IEEE
By: Malhi, S.D.S.; Shichijo, H.; Lam, H.W.; Chatterjee, P.K.; Womack, R.H.; Banerjee, S.K.; Sundaresan, R.; Elahy, M.; Pollack, G.P.; Richardson, W.F.; Shah, A.H.; Hite, L.R.;
Process and performance comparison of an 8K × 8-bit SRAM in three stacked CMOS technologies
1985 / IEEE
By: Lam, H.W.; Malhi, S.D.S.; Sundaresan, R.; Hite, L.R.; Chatterjee, P.K.; Hester, R.K.; Shah, A.H.;
IIB-1 1.25-µm buried-oxide SOI/CMOS process for 16K/64K SRAMS
1986 / IEEE
By: Chen, C.-E.; Matloubian, M.; Mao, B.-Y.; Sundaresan, R.; Slawinski, C.; Lam, H.W.; Blake, T.G.W.; Hester, R.K.; Hite, L.R.;
The effect of post-oxygen-implant annealing temperature on the channel mobilities of CMOS devices in oxygen-implanted silicon-on-insulator structures
1987 / IEEE
By: Bor-Yen Mao; Slawinski, C.; Sundaresan, R.; Cheng-Eng Chen; Matloubian, M.;
Anomalous subthreshold current—Voltage characteristics of n-channel SOI MOSFET's
1987 / IEEE
By: Sundaresan, R.; Fossum, J.G.; Matloubian, M.;
Capacity of queues via point-process channels
2006 / IEEE
By: Sundaresan, R.; Verdu, S.;
Guessing Under Source Uncertainty With Side Information
2006 / IEEE / 1-4244-0505-X
By: Sundaresan, R.;
Guessing Under Source Uncertainty
2007 / IEEE
By: Sundaresan, R.;
Sequence Design for Symbol-Asynchronous CDMA with Power or Rate Constraints
2007 / IEEE / 1-4244-0613-7
By: Kasturi, J.; Sundaresan, R.;
Characteristics of MOSFET's Fabricated in SPE Grown Polysilicon
1985 / IEEE / 4-930813-09-3
By: Pollack, C. P.; Sundaresan, R.; Malhi, S. D. S.;
Complexity of scheduling for minimum power on a GMAC
2008 / IEEE / 978-1-4244-2256-2
By: Sundaresan, R.; Padakandla, A.;
Decentralized sequential change detection using physical layer fusion
2008 / IEEE
By: Zacharias, L.; Sundaresan, R.;
Spatial SINR Games Combining Base Station Placement and Mobile Association
2009 / IEEE / 978-1-4244-3513-5
By: Sundaresan, R.; Singh, C.; Kumar, A.; Altman, E.;
Uplink power control and base station association in multichannel cellular networks
2009 / IEEE / 978-1-4244-4176-1
By: Kumar, A.; Singh, C.; Sundaresan, R.;
The Shannon cipher system with a guessing wiretapper: General sources
2009 / IEEE / 978-1-4244-4312-3
By: Sundaresan, R.; Hanawal, M.K.;
Power minimization for CDMA under colored noise
2009 / IEEE
By: Sundaresan, R.; Padakandla, A.;
Cross-layer scheduling with infrequent channel and queue measurements
2009 / IEEE
By: Sundaresan, R.; Bhashyam, S.; Manikandan, C.;
Almost budget-balanced mechanisms for allocation of divisible resources
2009 / IEEE / 978-1-4244-5871-4
By: Chorppath, A.K.; Sundaresan, R.; Bhashyam, S.;
Opportunistic scheduling in cellular systems in the presence of non-cooperative mobiles
2009 / IEEE / 978-1-4244-3871-6
By: El-Azouzi, R.; Altman, E.; Veeraruna, K.; Sundaresan, R.;
Fair Scheduling in Cellular Systems in the Presence of Noncooperative Mobiles
2010 / IEEE / 978-1-4244-5838-7
By: Eitan, A.; Kavitha, V.; Sundaresan, R.; El-Azouzi, R.;
Delay and energy optimal two-hop relaying in delay tolerant networks
2010 / IEEE / 978-1-4244-7525-4
By: Sundaresan, R.; Kumar, A.; Singh, C.;
Guessing Revisited: A Large Deviations Approach
2011 / IEEE
By: Sundaresan, R.; Hanawal, M.K.;
Interference planning for multicell OFDM downlink
2011 / IEEE / 978-1-4244-8953-4
By: Vaidhiyan, N.K.; Sundaresan, R.; Subramanian, R.;
The Shannon Cipher System With a Guessing Wiretapper: General Sources
2011 / IEEE
By: Sundaresan, R.; Hanawal, M.K.;
Optimal forwarding in delay tolerant networks with multiple destinations
2011 / IEEE / 978-1-61284-824-2
By: Sundaresan, R.; Kumar, A.; Singh, C.; Altman, E.;

Return To Top